

# Investigation on Reversible VM Using Cadence Technology

S.Tharunya<sup>1</sup>, Deepika Rani Sona<sup>2</sup>, Kalapraveen Bagadi<sup>3</sup>

<sup>1,2,3</sup>Department of Information Technology, VelTechRangarajanDrSagunthala R&D Institute of Science and Technology,India.

**Abstract:** Vedic science is a dated method of Indian arithmetic as it contains 16 Sutras. A fast  $16 \times 16$  multiplier configuration is arranged utilizing UrdhvaTiryakbhyam sutra is introduced in this work. By utilizing this sutra the fractional items and totals are made in single stage which reduces the structure of plan in processors. By utilizing this method we can diminish the delay furthest extent when contrast with cluster or corner multiplier. By utilizing this strategy we lessen the inciting concede in regards to pack based plan and parallel carry based use which are most normally used models. The essential significance of this paper is the delay and dynamic power usage is found to be diminished.

**Keywords:** Wallace tree multiplier, Vedic multiplier (VM), Reversible logic.

## I. INTRODUCTION

Augmentation is a central capacity in math activities dependent on a couple of tasks. Adders structure the fundamental basic plan of the multiplier. Generally allowance is at two's complement addition. These arithmetic operations should be acted in the fastest manner for high speed applications. At the point when these assignments are acted in high speed, then they can be used to speed up the operation of the complicated circuits. So designing the efficient adder is in the front line. Further in view of the progress in the technology, several limits like wire length, number of fan outs are also considered. Reversibility in dealing with suggests that no data about the computational states can ever be lost, so we can recuperate any prior stage by enrolling in reverse the outcomes. This is named as logic reversibility. The condition of information sources can be recuperated from the outcomes by using the concept of reversible logic components. This reversible logic is used in adders and reversible adders are arranged. The adder block in the Vedic multiplier are replaced by this reversible adder to form the reversible Vedic multiplier (VM).

## II. VEDIC MATHEMATICS

The utilization of Vedic science is to decrease the regular figuring "sin" in traditional science to exceptionally basic one. It adds additional logic gives viable calculation that to be connected to different parts of designing, for example, registering.

### A. UrdhvaTiryakbhyam Sutra

"UrdhvaTiryakbhyam" sutra is used in our proposed Vedic multiplier [3]. The increment of any two decimal formatted factors is performed by using this sutra. This sutra works in both across and vertical heading. This sutra is one among the 16 sutras and relies upon the ancient Vedic math. Here all of the midway things generation and the development happen at the same time.

Further this sutra is based on the addition equation which is utilized for the multiplication. Because of its normal schematic, it tends to be effectively plan in CPUs and coordinators can without much of a stretch diversion these issues to keep a strategic distance from calamitous gadget disappointments. The Vedic multiplier (VM) module for different pieces is gotten a handle on as below.

### B. VM for $2 \times 2$ piece Module

The action of  $2 \times 2$  VM where the 2-digit numbers X and Y are  $X = x_1x_0$  and  $Y = y_1y_0$ . The minimum noteworthy bits are replicated which gives the base enormous piece of the last item (vertical). At that point, the multiplicand (LSB) is duplicated with the following multiplier upper piece and included with, the result of multiplier LSB and next multiplicand (across) Upper piece. The method goes on in a similar way. The practical plan of the horrible VM is given in the following equations.

## III. REVERSIBLE GATES


An information and n yield reasoning is utilized in reversible gate. The representation is called as one-to-one mapping. The outputs can in any case hang out there from the information sources

meanwhile the inputs can also be obtained from the outputs. Since one to many thought isn't reversible, direct fan out isn't allowed during the combination of reversible circuits. Anyway we can achieve the fan out in the reversible circuits by utilizing additional entrances. While arranging the reversible circuit we must keep an eye out for using the amount of reversible

logicgatestobeminimum.Thecomplexityandtheperformanceofthecircuitaredeterminedbynumber offactors.


### A. BMEGate

BMEisa4\*4reversiblegate.Ithasfourinputsandfouroutputs.Theinformation is given by  $i(A,B,C,D)$  and theresponse is tended to by  $o(P,Q,R,S)$ . The outcome is definedby  $P=A, Q=AB \wedge C, R=A.D \wedge C$  and  $S=(A''B \wedge C \wedge D)$ .Figure4 shows the block diagram of BME entrance. Figure 5 shows theschematicofBME reversible entrance.




### B. PeresGate

Oneformof3\*3reversibleentrywayisthePeresgate.Ithasthreeinformationsourcesandthreeoutputresponses.Theillustration ofPeresentrywayisindicatedbelowintheFigure6andFigure7showstheschematicofreversiblePeresgatebyusing Cadence instrument. The response is given by  $A, Y=A \wedge B, Z=AB \wedge C$ .PeresgatehastheQuantumcostoffive.



## VI.RESULTSN

Table1showsthecomparisonresultofdifferentsmultipliers.ItisgenerallynotedthattheVMhaslowestdelayand low power when diverged from various kinds of multipliers.But when reversible reasoning is applied to this multiplier, it isseen that the power and delay are also decreased. The deferral isreduced by 11.13% and the power is reduced by 22.54%.Figure10(a)andFigure10(a)showsthepictorialrepresentationofthecomparisonresult.Simulationsareperformed usingCadence45nmtechnology.



Delaycomparisonofdifferentsmultipliers

## REFERENCES

1. Rakshith S, Rakshith T, „Optimized Reversible Vedic Multipliers

- for low power operations" *IEEE Conference on Information and Communication Technologies*, 2013.
2. Thapliyal, Hand Srinivas, M, B, "Novel Reversible Multiplier Architecture Using Reversible TSG Gate", *Proceedings on IEEE International Conference on Computer Systems and Applications*, 2006, pp. 100-103.
  3. Shams, M, Haghparast, M and Navi, K, "Novel Reversible Multiplier Circuit in Nanotechnology", *World Applied Science Journal*, Vol. 3, No. 5, 2008, pp. 806-810.
  4. Kotilakshmi, Santhosh Kumar and Rameshwar Rao, "Implementation of Vedic Multiplier Using Reversible Gates", *International Conference on Computer Science and Information Technology*, 2015, pp. 125-134.
  5. Vijay K Panchal and Vimal H Nayak, "Analysis of multiplier circuit using reversible logic", *International Journal for Innovative Research in Science and Technology*, Vol 1, Issue 6, Nov 2014.
  6. Ratna Raju et.al., "A High Speed 16\*16 Multiplier Based on UrdhvaTiryakbhyam Sutra", *International Journal of Science Engineering and Advance Technology*, Vol 1, Issue 5, 2013.