International Journal of Scientific Research in Engineering & Technology
Volume 1, Issue 3 (May-June 2021), PP 01-03
www.ijsreat.com

Investigation on Reversible VM Using Cadence Technology

S.Tharunya[1], Deepika Rani Sona[2], Kalapraveen Bagadi[3]
[1,2,3]Department of Information Technology, VelTechRangarajanDrSagunthala R&D Institute of Science and Technology,India.

***Abstract*:** *Vedic science is a dated method of Indianarithmeticasitcontains16Sutras.Afast16*16multiplierconfiguration is arranged utilizing UrdhvaTiryakbhyam sutra isintroducedinthiswork.Byutilizingthissutrathefractionalitemsand totals are made in single stage which reduces thestructure of plan in processors. By utilizing this method we candiminish the delay furthest extent when contrast withclusterorcornermultiplier.Byutilizingthisstrategywelessentheinciting concede in regards to pack based plan and parallelcarrybasedusewhicharemostnormallyusedmodels.Theessentialsignificanceofthispaperisthedelayanddynamicpowerusageis foundtobediminished.*
Keywords: *Wallacetreemultiplier,Vedicmultiplier(VM),Reversiblelogic*.

I. INTRODUCTION

Augmentationisacentralcapacityinmathactivitiesdependent on a couple of tasks. Adders structure the fundamentalbasic plan of the multiplier. Generally allowance is atwo'scomplementaddition.Thesearithmeticoperationsshould be acted in the fastest manner for high speedapplications. At the point when these assignments are acted in highspeed,thentheycanbeusedtospeeduptheoperationsofthecomplicatedcircuits.Sodesigningtheefficientadderisinthefront line. Further in view of the progress in the technology,several limits like wire length, number of fan outs arealso considered. Reversibility in dealing with suggeststhatnodataaboutthecomputationalstatescaneverbelost,sowe can recuperate any prior stage by enrolling in reverse theoutcomes.Thisisnamedaslogicreversibility.The conditionof information sources can be recuperated from the outcomes by using theconceptofreversiblelogiccomponents.Thisreversiblelogicis used in adders and reversible adders are arranged. TheadderblockintheVedicmultiplierarereplacedby thisreversibleadderstoformthereversibleVedicmultiplier(VM).

II. VEDICMATHEMATICS

TheutilizationofVedicscienceistodecreasestheregularfiguring‟sintraditionalsciencetoexceptionallybasicone.Itadditional lygivesviablecalculationsthattobeconnectedtodifferentpartsofdesigning,forexample,registering.

A. UrdhvaTiryakbhyamSutra

"UrdhvaTiryagbhyam" sutra is used in our proposedVedic multiplier [3] . The increment of any two decimalformatted factors is performed by using this sutra. Thissutra works in both across and vertical heading. Thissutra is one among the 16 sutras and relies upon the ancientvedic math. Here all of the midway things generationand the development happen at the same time. Further this sutra isbasedontheadditionequationwhichisutilizedforthemultiplication.Becauseofitsnormalschematic,ittendstobeeffectively plan in CPUs and coordinators can withoutmuch of a stretch diversion these issues to keep a strategicdistancefromcalamitousgadgetdisappointments.TheVedicmultiplier (VM) module for different pieces is gotten a handle on asbelow.

B. VMfor 2*2 piece Module

The action of 2*2 VM where the 2-digit numbers X andYareX=x1x0andY=y1y0.Theminimumnoteworthybitsare replicated which gives the base enormous piece of the lastitem(vertical).Atthatpoint,themultiplicand(LSB)isduplicatedwiththefollowingmultiplierupperpieceandincludedwith,theresult ofmultiplierLSBandnextmultiplicand (across) Upper piece. The method goes on ina similar way.The practical plan of the horrible VM isgiveninthe followingequations.

III. REVERSIBLEGATES

An information and n yield reasoning is utilized in reversiblegate.Therepresentationiscalledasonetoonemapping.Theoutputs can in any case hanging out there from the information sources meanwhiletheinputscanalsobeobtainedfromtheoutputs.Sinceonetomany thought isn't reversible, direct fan out isn't allowedduring the combination of reversible circuits. Anyway we canachievethefan out in the reversible circuits by utilizingadditional entrances. While arranging the reversible circuit wemust keep an eye out for using the amount of reversible

logicgatestobeminimum.Thecomplexityandtheperformanceofthecircuitaredeterminedbynumber offactors.

A. BMEGate

BMEisa4*4reversiblegate.Ithasfourinputsandfouroutputs.Theinformation is given by i(A,B,C,D) and theresponse is tended to by o(P,Q,R,S). The outcome is definedby P=A,Q=AB^C,R=A.D^CandS=(A‟B^C^D).Figure4 shows the block diagram of BME entrance. Figure 5 shows theschematicofBME reversible entrance.



BlockdiagramofReversibleBME gate

B. PeresGate

Oneformof3*3reversibleentrywayisthePeresgate.Ithasthreeinformationsourcesandthreeoutputresponses.Theillustration ofPeresentrywayisindicatedbelowintheFigure6andFigure7showstheschematicofreversiblePeresgatebyusing Cadence instrument. The response is given by A, Y=A^B,Z=AB^C.PeresgatehastheQuantumcostoffive.



BlockdiagramofReversiblePeresGate

VI.RESULTSN

Table1showsthecomparisonresultofdifferentmultipliers.Itisgenerallynotedthattheproposed VMhaslowestdelayand low power when diverged from various kinds of multipliers.But when reversible reasoning is applied to this multiplier, it isseen that the power and delay are also decreased. The deferral isreduced by 11.13% and the power is reduced by 22.54%.Figure10(a)andFigure10(a)showsthepictorialrepresentationofthecomparisonresult.Simulationsareperformed usingCadence45nmtechnology.



Delaycomparisonofdifferentmultipliers

REFERENCES

1. *Rakshith S, Rakshith T, ,,Optimized Reversible Vedic Multipliers*

forlowpoweroperations"IEEEConferenceonInformationandcommunication Technologies,2013.

2. *Thapliyal,HandSrinivas,M,B,"NovelReversibleMultiplierArchitectureUsingReversibleTSGGate",ProceedingsonIEEEInternationalConferenceonComputerSystemsandApplications,2006,pp.100-103.*
3. *Shams, M, Haghparast, M and Navi, K, "Novel Reversible MultiplierCircuitinNanotechnology",WorldAppliedScienceJournal,Vol.3,No.5,2008,pp.806-810.*
4. *Kotilakshmi,SanthoshkumarandRameshwarRao,"ImplementationofVedic Multiplier Using Reversible Gates", International Conference onComputerscienceandInformation Technology,2015,pp125-134.*
5. *Vijay K Panchal and Vimal H Nayak, "Analysis of multiplier circuitusingreversiblelogic,,,InternationaljournalforInnovativeResearchinScienceandTechnology, Vol1, Issue6,Nov2014.*
6. *Ratna Raju et.al.," A High Speed 16*16 Multiplier Based on UrdhvaTiryakbhyam Sutra", International Journal of Science Engineering andAdvanceTechnology,Vol1,Issue5,2013.*