ARCHIVES

This paper presents a performance comparison of Distributed Arithmetic (DA) and Approximate Distributed Arithmetic (ADA) based FIR filter architectures for single- and multi-channel implementations on FPGA. DA eliminates multipliers to achieve efficient hardware utilization, while ADA further reduces area, delay, and power through controlled approximation. Both architectures are designed using Verilog HDL and implemented on an FPGA to evaluate resource utilization, operating frequency, latency, and power consumption. Experimental results show that the ADA-based FIR filter achieves lower hardware utilization and power consumption while maintaining acceptable filtering accuracy compared to the conventional DA architecture. The proposed approach demonstrates that ADA is an effective solution for high-speed, low-power, and resource-efficient FPGA-based digital signal processing applications.